Abstract-A passive RLC load is essential for conducting anti-islanding tests of inverter based grid connected distributed generator (DG) systems. A variable load is desirable if the tests need to be carried out over a range of operating conditions and on multiple DG based inverters of different ratings. Use of a physical load results in increased cost and space requirements, particularly when the rating of the DG under test increases. This paper presents power converter based impedance emulation technique to actively implement such a parallel RLC load. The dynamic and steady-state response of the load are synthesized using closed loop control of the passive load emulation converter (PLEC), such that the terminal behaviour of the converter matches the passive RLC load characteristics closely. The proposed technique is verified using simulations and experiments that consist of proposed PLEC working in tandem with a current controlled 3φ DG based inverter on a 5 kVA hardware prototype in laboratory.
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I. INTRODUCTION
The number of installations of renewable energy based distributed generators (DG) has rapidly increased owing to This work was supported by CPRI, Ministry of Power, Government of India, under the project 'Power conversion, control, and protection technologies for microgrid'. decentralization of energy production [1] . A voltage source inverter (VSI) is typically used as a power electronic interface that facilitates DG interconnection with the grid. Antiislanding tests of such a grid connected inverter based DG are essential to evaluate its performance in detecting grid discontinuity [2] . Also unintentional islanding [2] - [4] , which is undesirable because of safety concerns, damage to utility equipment and to the DG [5] , can be subsequently prevented using such tests of inverter based DG.
As per IEEE Std. 1547-2018, the equivalent circuit model, as shown in Fig. 1(a) , is considered for anti-islanding tests, which consists of a parallel RLC load, grid and the DG functioning in current controlled mode forming the equipment under test (EUT). Having a physical RLC load for this purpose results in several disadvantages in terms of cost and space requirements, especially when the rating of the DG under test increases. Also, tuning requirements of load parameters to suit the specifications of tests lead to additional design difficulties [6] . In addition, cooling arrangements are required because of the heat dissipation in the resistive branch. On the other hand, power converter based impedance emulation technique brings several benefits such as lower cost, compact design and no power dissipation as the load is virtual [7] . Impedance emulation technique is often used with the help of different types of control strategies to replace the passive load present in the circuit [8] . All the control strategies basically focus on drawing a specific amount of power from the source, which can be a grid or a DG, such that the relationship between voltage and current at the terminal of the converter resembles the passive load [5] .
In this paper, the passive load emulator (PLE) as shown in Fig. 1(b) is used for RLC load emulation. The setup consists of two 3φ converters connected in back-to-back configuration constituting a bidirectional front end converter (FEC) and the passive load emulation converter (PLEC), as shown in Fig. 1(c) . Islanding tests are conducted in accordance with IEEE Std. 1547-2018, where the inductive and capacitive branches present in the parallel RLC load are compensated by each other. So, the proposed architecture controls the PLEC such that it draws only active power from the source during emulation. This active power drawn by PLEC is fed back to the grid by FEC, which leads to minimal power dissipation. A digital signal processor (DSP) platform is employed on which the proposed control is implemented. Different load parameters are obtained by appropriately changing the control parameter values in DSP.
II. PROPOSED CONTROL ARCHITECTURE
In the anti-islanding test-bench, initially both grid and DG are connected to PCC through switches S1 and S2 respectively as shown in Fig. 2 . During islanding, S1 is opened while S2 remains closed [9] . The control architecture thus has to emulate the RLC load at first in the presence of grid and afterwards in its absence. Thus, the control architecture considers two operating modes of operation as follows.
A. Impedance emulation during grid connected mode of operation :
When a parallel RLC load is connected to the grid and DG both, it draws a specific amount of current and emulation is achieved by drawing the same amount of current using the current controlled 3φ PLEC. The proposed control architecture is shown in Fig. 3 , where the PLEC is operated in current controlled mode using an inner current loop consisting of a proportional resonant controller (G pri (s)) operating in stationary reference frame [10] and an outer reference generator block providing the required current reference derived from the sensed grid voltage. The bode plots of loop transfer function (G pri (s).G i (s)) and closed loop transfer function of current loop are shown in Fig. 4 .
During grid connected mode of operation, PLEC is connected to the grid which is a voltage source having very small series impedance. So, the capacitive filter does not provide any filtering. Thus for the current loop design calculations, capacitive filter can be ignored. But the capacitive filter contributes in achieving the desired capacitance in the emulated RLC load, therefore the total capacitance that should be synthesized by PLEC is correspondingly lower [5] . 
When ω = ω gci , taken as one-tenth of switching frequency,
Calculation [10] .
Gain of G pri (s) at s = j(ω o ± ω o ) can be calculated using the assumption that ωo ωo << 1.
For a parallel RLC load,
So to emulate the load,
At 50 Hz, |G pri (s)| is very high, 
B. Impedance emulation during islanded mode of operation :
When a parallel RLC load is connected to the DG after grid disconnection, a specific amount of voltage is maintained at PCC and emulation is achieved by maintaining the same amount of voltage using the voltage controlled 3φ PLEC.
Two control strategies are proposed for RLC load emulation during islanded mode of operation. The first one is a two-loop control strategy and the second one is a single-loop control strategy as mentioned below.
1. Two-loop control : Desired voltage can be maintained at PCC by making use of the two-loop control architecture as shown in Fig. 5 , where the PLEC is operated in voltage controlled mode using an inner voltage loop consisting of proportional resonant controller (G prv (s)) and an outer reference generator block providing the required voltage reference derived from the sensed DG current. Voltage loop is designed to be four times slower than the current loop. So, for the voltage loop design calculations, current loop can be considered to be unity. The bode plots of loop transfer function (G prv (s).G v (s)) and closed loop transfer function of voltage loop are shown in Fig. 6 .
Voltage loop comes into effect when islanding occurs. So, communication is required between grid side breaker and PLEC control. This is disadvantage of two-loop control strategy.
From Fig. 5 ,
Calculation of K irv is done by assuming that a band of ± ω o rad/sec around ω o rad/sec in magnitude plot of G prv (s) always has a gain of K v .
Gain of G prv (s) at s = j(ω o ± ω o ) can be calculated using the assumption that ωo ωo << 1.
As the bandwidth of voltage loop is low, K v >> K prv .
When ω = ω gcv , taken as one-fourth of current loop bandwidth, that is one-fortieth of switching frequency, So, to emulate the load, 2. Single-loop control : Desired voltage is maintained at PCC by making use of the existing current loop mentioned in grid connected mode as shown in Fig. 7(a) . So the current in grid connected mode and the voltage in islanded mode are controlled using a single control loop.
As single control loop is used for both grid connected mode and islanded mode, the control strategy needs no communication from grid side breaker regarding time of islanding. This is advantageous over two-loop control strategy.
From Fig. 7(a) ,
At 50 Hz, |G pri (s)| is very high,
Relationship between V pcc and I dg gives the impedance equivalent to parallel combination of capacitive filter and Z * as shown in Fig. 7(b) . So, the PLEC has to emulate lower value of capacitance in the emulated RLC load as mentioned in grid connected mode of operation.
Bode plots of the emulated impedance with different bandwidth values of the current loop are shown in Fig. 8 . The bode plots of the emulated impedance close to 50 Hz frequency are shown in Fig. 9 , where it can be observed that the accuracy of the emulated impedance improves as the bandwidth increases. 
III. SIMULATION AND EXPERIMENTAL RESULTS
Simulations and experiments are done in accordance with IEEE Std. 1547-2018. Parameters of the proposed antiislanding test-bench are mentioned in Table III . Fig. 10 shows the step change of input current of the PLEC due to step change of emulated resistance from 120 Ω to 60 Ω during grid connected mode of operation. It can be observed that the current tracks the change instantaneously because of the high current loop bandwidth. Filter parameters
Load quality factor 1 11 shows the transition from grid connected mode of operation to islanded mode of operation. It can be observed that the grid current is completely zero after islanding because of opening of the grid side breaker. Also, there is no effect of islanding on the DG current and voltage at PCC. So, the control architecture emulates the RLC load properly during grid connected mode as well as islanded mode. Fig. 12 shows the step change of R phase voltage at PCC due to step change of emulated resistance from 42 Ω to 60 Ω during islanded mode of operation. It can be observed that the voltage tracks the change instantaneously for both the simulation and experiment as the DG current is held constant.
IV. CONCLUSIONS
Power converter based passive RLC load emulation is proposed for anti-islanding tests. Two control architectures are proposed that emulate the load in both grid connected mode and islanded mode. Emulation is verified at 50 Hz as well as over a wide range of frequency with the help of simulations. Experiments are done on 3φ, 5 kVA hardware setup along with a current controlled grid tied inverter that verify the high performance achieved by the proposed passive load emulator.
